PATENT ABSTRACTS OF JAPAN

(11)Publication number:

01-106456

(43)Date of publication of application: 24.04.1989

(51)Int.CI.

H01L 23/50

H01L 23/28

(21)Application number : **62-263435**

(71)Applicant: MATSUSHITA ELECTRIC IND CO

LTD


(22)Date of filing:

19.10.1987

(72)Inventor: KI

KURODA HIROSHI TAKASE YOSHIHISA

(54) SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE



(57) Abstract:

PURPOSE: To make an electrode terminal not to come off due to external force and thermal strain by providing the end surface of a lead frame substrate with a stair part having more than one step and performing molding with sealing resin in a shape of covering the stair part.

CONSTITUTION: An IC chip 16 is mounted on the other main surface 14 of a die pad 11, and a pad of the IC chip and the other main surface 14 of an electrode terminal 12 are bonded with a wire 17 so as to be continuously molded with sealing resin 18 on the almost level with one main surface 13 by a transfer method so that the electrode terminal and the main surface 13 of the die pad 11 may be exposed. At this time, a stair part 15 provided on a lead frame 20 is also covered with sealing resin 18. Thereby, a reinforcing bar 19 exposed to an end surface of sealing resin 18 is also of the same projection type so as to have very strong structure against coming-off even to external force.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

99 日本国特許庁(JP)

卯 特 許 出 頭 公 閉

⑩公關特許公報(A)

平1-106456

@Int.Cl.4

盤別記号

厅内敦理番号

@公開 平成1年(1939)4月24E

23/50 H 01 L 23/28 G-7735-5F A-6835-5F

察査請求 未詰求 発明の数 1 (全4 頁)

❷発明の名称 半導体集後回路接置

> 到特 M 昭62-263435

公出 願 昭62(1987)10月19日

分発 囲 耆 熈 B 嗸

大阪府門其市大字門真1006番地 松下電器座業株式会社内

60 発 明 奢 髙 瀬 久

大阪府門真市大学門真1006番地

松下軍器廠業株式会社的

松下電器座業株式会社 他出 願 人

大阪府門真市大字門真1006番地

多代 理 升强士 中尾 鮅男 外1名

1、発明の名称

华導体集積回路製置

2、 等許請求の範囲

複数の電極端子を有するリードフレームの一主 囮の面積が、他の主面より狭く、とのリードフレ 一ムの断面形状は少なくとも1段以上の緊急を持 つ緊密部を有するものであり、半導体集積回路は 値の主面にマヴントされ、少なくとも覚極端子の 一主面を蘇出した形で一主面と反ぼ平均化計止做 窓が脱形されている半導体集積回路装置。

3、売労の詳細な説明

産業上の利用分野

本第明は半導体集積回路をバッケージした半導 体集積回路装置に関するものである。

従来の技能

ポータブルな情報ファイルとしてのICカード はカードの一部にメモリ、マイクコプロセッサを

する演算機能を持っているが、180規格により カード學み就最大 0.84 ミリとされており、過然 半導体集款回路装置は更に輝くしかも厚み精度が 強く要求される。

当初半導体集験関路装置の基板はガラスエボキ シを基体とする両面遮板が主流であったが、ガラ スエポキシ監視では10カード用半導体集構画路 **差関に要求する原み格度を十分に満足させるもの** ではなかった。

そとでガラスエポキン芸板の代りに厚み特度が よく学様体集積回路装置の総原の厚み箱度も向上 させられるリードフレームを遊板とするICカー ド用半導体集積回路複量が提覧された。との10 カード用学等体集務回路整度の構造を第4個に示 し説明する。

複数本の電包器子1とダイベッド3を有するり ードフレームもの上記ダイバッド2はIGチップ 3がマウントされ、上記IGチップ3のパッド

5を露出した形で、しかも上記一主面 とほぼ平 組に対止樹脂もがトランスファ成形法により成形 された構造となっている。

発明が解決しようとする問題点

このような半導体集積回路装置に用いるリードフレーム8の厚味は、半導体集積回路装置に総厚の制限があることからO.15ミリ以下が通常用いられる。ところが対止樹脂のとリードフレーム8

なる。この状態でカード化しカードの携帯中あるいは使用中に何らかの異物が切断面にできたべり、 あるいは電視端子自体にひっかかり電極端子をは がしてしまう可能性がある。このように電極端子 がはがれたり、変形すると1cカードとしての機 能が全く失なわれることになる。

本発明は上記問題点を鍛み、外的な力、熱ひず 今等に対しても間違端子がはがれて使用不能にな らないようなリードフレームの構造を提供するも のである。

問題点を解決するための季段

そして上記問題点を解決する本発明の技術的手 設は、リードフレームの一主面の面膜を他の主面 より終くし断値形状を凸型として一主面と経済平 塩に街上樹脂を放影し、リードフレームの端面を 所定の距離、厚さで低減全辺にわたって針止樹脂 で覆りよりに構成したものである。

伊用

この確認により整備機子の段符会辺が對止樹脂

の他の主面でとの密着性を強化するために、リー ドフレーム の斯園をテーパ加工し、わずかに封 止樹脂のでリードフレーム8を覆り形としている が、リードフレーム日の厚味がの1ちミリと非常 に悪いため、好止樹脂のでリードフレームのの錯 節を一単覆り形とした場合でもせいぜい蓐味分の O. 15ミリ程度しか聚りことができず、建菌にチ ーパをつけても對正樹脂6に対するリードフレー 4 8の密着強度を描るしく向上させることはでき なかった。また前にも述べたが封止樹脂でに吐離 形刻が入っているため、リードフレーム8との密 着性が思く、例えば熱衝撃試験を行った時に発生 する無的ひずみによりリードフレーム8が刻れる 可能性も生じてくる。更にトランヌファ放形袋の ードフレーム8の綺強パーを封止樹脂8の縮面に 沿ってほぼ平坦に金型にて切断して個片の半導体 条練国路装置にするわけであるが、結酔バーの切 断面は金型で切断する際、わずかなべりが発生す るととと、完全に封止樹脂もの端面と平坦にする ととは不可能で、わずかに切断固が突を出る形と

からの方が知わらず、また熱衝撃試験等による熱 ひずみに対しても電極端子が割れることがないた め信額性の高い半導体集績回路装置を作ることが 可能となる。

建施侧

以下本発明の一実施例について図面を用いたが ら説明する。第2回を、bは本発明に用いたりー ドフレームの構造を示す。第2回をは上面図。 2回りはよーがを今た断面図である。ダイイシウ、 2回りはよーがを今た断面図である。ダイイシウ、 11、複数本の電電端子12で構成子12の外が 上記ダイバッド11記電機は他の主面10の外が に第出する一立面13の面積は他の主面10の段を 終く、少なくとも対止型の安を部18ののの ドフレーム20の断面はの安を部18ののの がひれている。ちなみにリードフレーム20の内で がひれている。ちなみにリードフレーム20の内で がひいる。ちなみにリードアレーム20の内で がひいる。ちなみにリードアンシームではのの がひいる。ちなみにリードアンシームではの がないまれている。とした。上記数差部18の がないまれない。以上はダイバッド11が複数本 でもかまわたい。以上はダイバッド11が複数本 る解恋のリードフレームである。このリードフレーム20の作製方法は一実施例として、まずブレス機でストレートにパンチンダした後続いて別の会型を用い何じくプレス機によりリードフレーム30の端距のみをプレスし所定の量だけ設差紀18を作った。他の方法としてエッチングによる方法でも同様の設差部15を作ることは可能である。以上の説明はICチップを搭載するダイバッド11を有するリードフレーム20であるが、ダイバッド11の無い電標網子12のみのリードフレームでもかまわない。

以上述べた設付きリードフレーム20を用いた 準導体無機固路装置の製造プロセスを第3図 a ~ をに示す。これは第2圏のA - Mの斯面を扱わす ものである。ダイバッド11の他の主頭14に 10チップ16をマウントし、上部16チップ16 のバッド(図示せず)と上記電機器子12の他の 主面14をワイヤ1で装練し(第3図を)、続 いてトランスファ成形法にて上記電機器子12、 及びダイバッド11の一主面18を舞出させるご

のではなく、バンプを利用したフリップチップボンディング方式でもかまわない。また同時にリードフレーム20の他の主題側をニッチング、サンドブラストメッキ法等で程面化処理が脱こされていても良い。更にダイバッド11が無くIOチップ10が電磁端子12にかかるようなリードフレーム20を用いる場合はIOチップ16をマケントするダイボンド微量は絶象性であることはいうまでもない。

発明の効果

本発明の半導体集額四路装置はリードフレーム 遊戯の架面に1段以上の設盤器を設け、設差部を 関り形で計止機能にて成形しているため、外的な 力にも電極端子は剥れにくく、熱質 試験等の熱 ひずみに対しても、電極端子は吐がれないことか ち、信頼性の高いものを得ることが可能となる。

4、図面の簡単を説明

第1回は本発明の半導体集後回路接置の一突的機関がは30年間である。


とく、上記一主節13とほぼ平塩に計止倒酯18 で成形する(額3図り)。 この時リードフレーム 20に設けられた設置部15も上記針正樹脂15 で覆われる形となる。更に金型を用いて上記対止 **樹脂1Bの雑菌に沿って補強バー19を剝断して** 個片の単導体系務団路集配とする(第3図c)。 以上のべた半導体機種国路健愛の電振端子部の拡 大図を第1図に示す。との第1図によれば関極端 子12の一主団と對正樹脂18は陰度平坦に成形 されており、針止衡温で 8に過変した覚極端子12 の一部は、露出している一主面より広がっている 構造となっている。このことは、電磁端子12の 増固に形成されている飲差部16を完全に封止樹 脂!8が覆っていることになり、均止樹脂18の 端頭に舞出している薔薇パー196同様の凸型で **あることから外的な力に対しても非常に倒れに強** い構造となっている。


以上述べてきた実施例の中でICデップ16の パッドと電極端子12の接続にワイヤ11を用い ているが、ワイヤーボンディング法に設定するも

上面図と断面図、第3図 a ~ c は本発明の半導体 集績回路製電の製造フェーを示す断面閣、第4図 は従来のリードフレームを用いた半導体集積回路 装置の構造を示す断面閣である。

12……電線端子、13……一主菌、14…… 他の主因、16……設差部、18……ICチップ、 17……ワイヤ、18……対止機脂、19……補 強パー、20……リードフレーム。

代理人の氏名 弁型士 中 尾 敏 男 径か1名





(19) JAPANESE PATENT OFFICE (JP)

(12) Official Gazette for Unexamined Patent Applications (A)

(11) Japanese Unexamined Patent Application (Kokai) No. 1[1989]-106,456

(43) Disclosure Date: 24 April 1989

(51) Int.Cl.⁴ Ident. Symbols Internal Office Nos.

H 01 L 23/50 G-7735-5F 23/28 A-6835-5F

Request for Examination: Not yet requested

Number of Inventions: 1 (Total of 4 pages)

(54) Title of the Invention: Semiconductor Integrated Circuit Device

(21) Application No.: 62[1987]-263,435

(22) Application Date: 19 October 1987

(72) Inventor: Hiroshi Kuroda

c/o Matsushita Electric Ind. Co., Ltd.

1006 Oaza Kadoma, Kadoma-shi, Osaka-fu

(72) Inventor: Yoshihisa Takase

c/o Matsushita Electric Ind. Co., Ltd.

1006 Oaza Kadoma, Kadoma-shi, Osaka-fu

(71) Applicant: Matsushita Electric Ind. Co., Ltd.

1006 Oaza Kadoma, Kadoma-shi, Osaka-fu

(74) Agent: Toshio Nakao, Patent Attorney, And 1 Other

SPECIFICATION

Title of the Invention
 Semiconductor Integrated Circuit Device

2. Claim

A semiconductor integrated circuit device in which the area of the main surface of the lead frame, which has several electrode terminals, is narrower than the other main surface, the cross-sectional shape of the lead frame has stair components having at least one or more steps, the semiconductor integrated circuit is mounted on the other main surface, and a sealing resin that is essentially even with the main surface is formed in a shape in which at least the main surfaces of the electrode terminals are exposed.

3. Detailed Description of the Invention

Field of Industrial Use

This invention relates to a semiconductor integrated surface device in which the semi-conductor integrated circuit is packaged.

Prior Art

A semiconductor integrated circuit device having a memory and a microprocessor is embedded in a part of an IC card, which serves as a portable information file. The card has the operational functions of reading and deleting. However, in accordance with ISO standards, the maximum thickness of the cards is 0.84 mm. Naturally, there is a demand for the semiconductor integrated circuits to be thinner, for greater precision of thickness and for greater strength.

Initially, the main trend is for the board of a semiconductor integrated circuit device to be a two-surface board having glass epoxy as the base substance. However, with a glass epoxy base substance, the precision of thickness required of semiconductor integrated circuit devices for IC cards could not be sufficiently satisfied.

Accordingly, a semiconductor integrated circuit device for IC cards was proposed in which a lead frame of which the precision of thickness was good and of which the thickness precision of the total thickness of the semiconductor integrated circuit device was improved was used as the board in place of a glass epoxy board. Figure 4 shows and illustrates the structure of this semiconductor integrated circuit device for IC cards.

The IC chip 3 is mounted on the die pad 2 of the lead frame 8, which has several electrode terminals 1 and the aforementioned die pad 2, the pad (not shown in the figure) of the aforementioned IC chip 3 and the aforementioned electrode terminals 1 are connected by the wires 4 and a structure is formed in a configuration in which at least the main surfaces 5 of the aforementioned electrode terminals 1 are exposed and in which the sealing resin 6 is formed by transfer molding essentially even with the aforementioned main surfaces 5.

However, the main surfaces 5 of the aforementioned electrode terminals 1 are exposed to the outside and only one surface, including the thin side faces of the aforementioned electrode terminals, is in contact with the aforementioned sealing resin 6. Because a release agent is usually introduced into the aforementioned sealing resin 6, which is formed by the transfer molding method,

in order to improve release from the mold, there is naturally poor adhesion between the aforementioned electrode terminals 1 and the aforementioned sealing resin 6. A method for solving this problem is to coarsen the other main surface 7 that is in contact with the aforementioned sealing resin 6 and make the area of main surface 5 of the aforementioned electrode terminals 1 narrower than the area of the other main surface 7 (by tapering the edge to give a trapezoid shape) in order to improve adhesion.

Problems the Invention Is Intended to Solve

Because the thickness of the lead frame 8 used in semiconductor integrated circuit devices is limited in this way by the total thickness of the semiconductor integrated circuit device, it is ordinarily 0.15 mm or less.

However, in order to strengthen the adhesion between the sealing resin 6 and the other main surface 7 of the lead frame 8, the cross section of the lead frame 8 is tapered to a shape in which the lead frame 8 is very slightly covered by the sealing resin 6. Because the thickness of the lead frame 8 of 0.15 mm is extremely thin, even when there is a configuration in which the tip surface of the lead frame is partially covered, it can at most be covered only on an order of thickness of 0.15 mm, and, even when the tip surface is tapered, the adhesive strength of the lead frame 8 to the sealing resin 6 cannot be markedly improved. Further, as discussed previously, because a release agent is introduced into the sealing resin 6, there is poor adhesion to the lead frame 8. For example, there is the possibility that the lead frame will peel due to the thermal strain that occurs when thermal impact tests are performed. Moreover, after transfer molding, the

reinforcing bar of the lead frame 8 is cut in the mold so that it is essentially even along the tip surface of the sealing resin 6 to make a semiconductor integrated circuit device with individual sides. However, when the cut surface of the reinforcing bar is cut in the mold, very slight variations occur and it is not possible to make it completely even with the tip end of the sealing resin 6, for which reason the cut surface assumes a configuration in which it protrudes very slightly. In this state, there is the possibility that the electrode terminals will be peeled off as a result of being caught up in various structures formed by foreign objects in the cut surface during cutting of the card or during transport or use of the card or by peeling of the electrode terminal itself. When the electrode terminals are peeled off or deformed in this way, the function as an IC card is completely lost.

In view of the aforementioned problems, this invention provides a structure of a lead frame such that the electrode terminals are not peeled off and become useless, even in the presence of external force and thermal strain.

Means for Solving the Problems

The technological means whereby the aforementioned problems are solved is a structure such that the area of one main surface of the lead frame is made narrower than the other main surface, the cross-sectional shape involves a projection, the sealing resin is formed essentially even with one main surface and the end surface of the lead frame is covered by the sealing resin along almost the entire edge at a specified distance and thickness.

Action

Because almost the entire edges of the electrode terminals are covered by sealing resin due to this structure, no external force that peels the electrode terminals arises and the electrode terminals are not peeled off even in the presence of thermal strain due to impact tests, for which reasons a semiconductor integrated circuit device of high reliability can be made.

Examples

We shall now describe an example of this invention making use of the figures. Figures 2a and b show the structure of the lead frame that is used in this invention. Figure 2a is an upper surface view and Figure 2b is a cross-sectional view seen through A—A'. It is comprised of the die pad 11 and the multiple electrode terminals 12. The area of the one main surface 13 that is exposed on the outer side of the aforementioned die pad 11 and of the aforementioned electrode terminals 12 is narrower than that of the other main surface 14 and the protruding stair components 15 are established in the cross section of at least the part of the lead frame 20 that is covered by the sealing resin. In this connection. when the thickness of lead frame 20 is 0.15 mm, W [the width] of the aforementioned stair components 15 is set to 0.5 mm and D [the depth] is set to 0.1 mm. The cross-sectional shape of the aforementioned component may be not only a stair of one step but may also be formed as several steps. What is described above is a lead frame of a structure in which the die pad 11 is connected to at least one of the several electrode terminals 12. The following is an example of the method of manufacture of this lead frame 20. First, it is pressed flat with a pressing machine, after which only the end surface of the lead

frame 20 is similarly pressed by a pressing machine using a separate mold, with the stair components 15 being made in a specified amount. Similar stair components 15 can also be made by the etching method as another method. What is described above is a lead frame 20 having the die pad 11 for mounting the IC chip. However, it may also be a lead frame consisting only of the electrode terminals 12 without the die pad 11.

Figures 3a through c show the process of manufacture of a semiconductor integrated circuit device in which the stepped lead frame 20 as described above is used. They show the cross section through A - A' in Figure 2. The IC chip 16 is mounted on the other main surface 14 of the die pad 11. The pad (not shown in the figure) of the aforementioned IC chip 16 and the other main surface 14 of the aforementioned electrode terminals 12 are connected by the wires 17 (Figure 3a). Next, as the aforementioned electrode terminals 12 and the other main surface of the die pad 11 are exposed by the transfer molding method, the structure is formed with the sealing resin 18 essentially even with the aforementioned main surface 13 (Figure 3b). At this time, the stair components 15 that are established in the lead frame 20 assume a configuration in which they are also covered by the sealing resin 18. Further, the reinforcing bar 19 is cut along the end surface of the aforementioned sealing resin 18 using a mold, and an individual semiconductor integrated circuit device is formed (Figure 3c). Figure 1 shows an enlarged view of the electrode terminal components of the semiconductor integrated circuit device described above. As indicated in Figure 1, they are constructed so that one main surface of the electrode terminals 12 is

formed essentially even with the sealing resin 18 and that the portion of the electrode terminals that is embedded in the sealing resin 18 is wider than the one main surface that is exposed. This results in the sealing resin 18 completely covering the stair components 15 that are formed on the tip surface of the electrode terminals 12. Because the reinforcing bar that is exposed on the tip surface of the reinforcing resin 18 is of a similar protruding shape, a structure is formed that is extremely strong even in the presence of external force.

In the example described above, the wires 17 are used for connection of the pad of the IC chip 16 and the electrode terminals 12. However, this is not limited to the wire bonding method and the flip-chip bonding method using a bump may also be used. At the same time, the other main surface of the lead frame 20 may be subjected to a roughening treatment by etching or the sand blast plating method. Further, when a lead frame is used in which the IC chip 16 is attached to the electrode terminals 12 without a die pad 11, the die pad resin with which the IC chip is mounted may be insulating.

Effect of the Invention

Because the semiconductor integrated circuit device of this invention is formed by establishing one or more stair or stepped components on the tip surface of the lead frame board and with sealing resin in a configuration that covers these stepped components, the electrode terminals are not readily peeled off in the presence of external force. Because the electrode terminals are not peeled off even in the face of thermal strain such as during thermal impact tests, a product of high reliability can be obtained.

4. Brief Explanation of the Figures

Figure 1 is an enlarged oblique view of an example of the semiconductor integrated circuit device of this invention, Figures 2a and b are an upper surface view and a cross-sectional view that show the structure of the lead frame that is used in this invention, Figures 3a through c are cross-sectional views that show the manufacturing steps of the semiconductor integrated circuit of this invention and Figure 4 is a cross-sectional view that shows the structure of a semiconductor integrated circuit device in which a conventional lead frame is used.

12 – electrode terminal; 13 – one main surface; 14- the other main surface; 15 – stair component; 16 – IC chip; 17 – wire; 18 – sealing resin; 19 – reinforcing bar; 20 – lead frame.

Name of Agent: Toshio Nakao, Patent Attorney, And 1 Other





Figure 1

- 12 electrode terminal
- 13 one main surface
- 15 stair component
- 18 sealing resin
- 19 reinforcing bar






Figure 2

- a [top figure]
- b [bottom figure]
- 11 die pad
- 12 electrode terminal
- 13 one main surface
- 14 other main surface

15 – stair component




Figure 3

а

11 - die pad

12 – electrode terminal

13 - one main surface

14 – other main surface

15 – stair component

16 - IC chip

17 - wire

b

18 – sealing resin

19 - reinforcing bar

Figure 4

